VLSI

  • Architecture and Design
  • Performance Analysis
  • IP Customization
  • IP and full-chip integration services
  • Design/Code/Test Plan review
  • RTL Coding in Verilog
  • Behavioural Modeling
  • Functional Verification
  • Synthesis

Sign in  |  Terms  |  Report Abuse  |  Powered by Google Sites