VLSI

MULTI-CHANNEL UART

    This project is design based on the paper "Implementation of a Multi-channel UART Controller Based on FIFO Technique and FPGA". Multi-channel UART controller based on synchronous FIFO(First In First Out) technique is designed using Verilog HDL and simulated using Modelsim software. Watch the simulation video demo for design working process.

Block diagram of UART

You can DOWNLOAD the sample code and reference documents.Looking for full design contact us sales@verilogcourseteam.com

SIMULATION VIDEO DEMO          

                                                                                                                          


PREVIOUS PAGE|NEXT PAGE